REMARKS

Claims 1-41 are currently pending. Claims 1, 6-8, 11, 19, 29, and 33 have been amended without acquiescence in the Office Action's basis for neither rejections nor prejudice to pursue in a related application. No new matter has been added. Support for the amendment can be found at least in paragraphs 25-26, 35-36 and 47-48.

STATEMENT OF SUBSTANCE OF INTERVIEW

Applicants' undersigned representative had a telephonic interview with the Examiner on July 20, 2010. In the interview, the Examiner explained the rejections. Lee and Yalcin references were specifically discussed. No agreement was reached.

Rejections Under 35 U.S.C. § 103

Claims 1-41 were rejected under 35 U.S.C. § 103(a) as being allegedly unpatentable over Lee et al., U.S. Patent No. 6,430,731 (hereinafter "Lee") in view of Yalcin et al., U.S. Patent Publication No. 2003/0140324 (hereinafter "Yalcin"). Applicant respectfully traverses.

Independent claim 1, and similarly claims 6, 11, 19, 29 and 33, recites the following features:

> selecting, by using a processor, the first input timing event corresponding to the first output timing event as a worst case timing event if the first output timing event has a later arrival time of transitions at the output of the gate than the second output timing event and selecting the second input timing event corresponding to the second output timing event as the worst case timing event if the second timing event has the later arrival time of the transitions at the output of the gate than the first output timing event such that one of a plurality of timing events propagated to the input of the gate with a worst output slew or output delay as a function of input slew at the output of the gate is selected as the worst case timing event (emphasis added).

Applicant respectfully submits that Lee in view of Yalcin fails to teach or suggest each and every feature of the present claims in a manner as recited therein. Specifically, Lee and Yalcin do not teach or suggest any input event that corresponds to the calculated worst output event is selected as the worst case timing event.

Lee does not select any input signal as the worse case timing event by selecting the input signal that corresponds to the worst output signal. Lee merely calculates an envelope or

boundary conditions and does not select any input event corresponding to its output event as the worst case timing event as claimed. Lee merely discloses a calculated representative signal for determining boundary conditions. The calculated representative signals are used for boundary signals and not for selecting input signals. Merely calculating the representative signal does not teach or suggest selecting an input signal as the worst case timing event where the input signal corresponding to the worst output signal. Therefore, Lee does not teach or suggest at least "selecting, by using a processor, the first input timing event corresponding to the first output timing event as a worst case timing event if the first output timing event has a later arrival time of transitions at the output of the gate than the second output timing event and selecting the second input timing event corresponding to the second output timing event as the worst case timing event if the second timing event has the later arrival time of the transitions at the output of the gate than the first output timing event."

Moreover, because lee merely calculates boundary conditions, Lee also does not teach or suggest selecting a timing event propagated to the input of the gate as the worst case timing event having the worst output slew or output delay as a function of input slew. A representative signal or boundary signals for the circuit are not the same as a timing event propagated to the input of the gate because the representative signal is a signal calculated and not a signal propagated to the input. Thus, Lee *calculates* a representative signal with arrival time and slew, which is not the same as selecting the worst case timing event propagated to the input of the gate as claimed.

Therefore, Lee also does not teach or suggest at least the feature of "selecting, by using a processor, the first input timing event corresponding to the first output timing event as a worst case timing event if the first output timing event has a later arrival time of transitions at the output of the gate than the second output timing event and selecting the second input timing event corresponding to the second output timing event as the worst case timing event if the second timing event has the later arrival time of the transitions at the output of the gate than the first output timing event such that one of a plurality of timing events propagated to the input of the gate with a worst output slew or output delay as a function of input slew at the output of the gate is selected as the worst case timing event".

Yalcin is directed to functional timing analysis for characterization of virtual component blocks. Specifically, Yalcin provides for performing a timing analysis on virtual component blocks by using functional information obtained from the circuits control inputs and useful combinations. Yalcin performs timing analysis but does <u>not</u> select input signal as worse case timing event. Yalcin is silent with respect to selecting the input signal with the worst case output signal as the worse case timing event at the input. Therefore, Yalcin does not teach or suggest at least the feature of "selecting, by using a processor, the first input timing event corresponding to the first output timing event as a worst case timing event if the first output timing event has a later arrival time of transitions at the output of the gate than the second output timing event and selecting the second input timing event corresponding to the second output timing event as the worst case timing event if the second timing event has the later arrival time of the transitions at the output of the gate than the first output timing event such that one of a plurality of timing events propagated to the input of the gate with a worst output slew or output delay as a function of input slew at the output of the gate is selected as the worst case timing event".

Therefore, Lee and Yalcin, singly or in combination, fail to teach or suggest the invention as a whole. Since the remaining claims depend from these independent claims 1, 6, 11, 19, 29 and 33, respectively, these remaining dependent claims are also allowable over the cited references for the same reasons discussed above with respect to claim 1.

CONCLUSION

Based on the foregoing, all claims are believed allowable, and an allowance of the claims is respectfully requested. If the Examiner has any questions or comments, the Examiner is respectfully requested to contact the undersigned at the number listed below.

While rendered moot by the above reasons, the Applicant notes and formally states that to the extent there are any suggestions or statements of admissions of prior art or judicial notice of art by the Office Action, those implications of admission by Applicant or judicial notice by the Office Action are hereby traversed.

To the extent that any arguments and disclaimers were presented to distinguish prior art, or for other reasons substantially related to patentability, during the prosecution of any and all parent and related application(s)/patent(s), Applicant(s) hereby explicitly retracts and rescinds any and all such arguments and disclaimers, and respectfully requests that the Examiner re-visit the prior art that such arguments and disclaimers were made to avoid.

The Commissioner is authorized to charge any fees due in connection with the filing of this document to Vista IP Law Group's Deposit Account No. 50-1105, referencing billing number 02PA053US01. The Commissioner is authorized to credit any overpayment or to charge any underpayment to Vista IP Law Group's Deposit Account No. 50-1105, referencing billing number 02PA053US01.

Respectfully submitted,

Dated: September 13, 2010   By: /Jasper Kwoh/
                                                  Jasper Kwoh
                                                  Registration No. 54,921
Vista IP Law Group LLP   for
1885 Lundy Avenue,   Peter C. Mei
Suite 108   Registration No. 39,768
San Jose, CA 95131
Telephone: (408) 321-8663